Keysight B4661A Memory Analysis Software for Logic Analyzers
В продаже Осциллографы, анализаторы, измерители Keysight Keysight B4661A Memory Analysis Software for Logic Analyzers оптом и в розницу. Нашли дешевле? Предоставьте свою цену, Мы сформируем более выгодное предложение. При заказе от 3000р., доставка по Самаре - БЕСПЛАТНО! Возможна отправка товара в любую точку РФ транспортной компанией.
Цена:
Технические характеристики
Характеристики - Keysight B4661A Memory Analysis Software for Logic Analyzers
Ключевые возможности и технические характеристикиDDR3, DDR4, DDR5, LPDDR2, LPDDR3, LPDDR4, LPDDR5, and GDDR6 Analysis- Rapidly navigate traffic flow using &ldquo,Transaction Decode&rdquo, and &ldquo,Traffic Overview&rdquo, views
- Follow transactional decode of low power data transfers, self-refresh entry/exit, multipurpose commands (MPC), DDR4 3DS (three-dimensional stacking of DRAM die), LPDDR5 Bank organization modes, speed changes, and Mode registers
- View performance calculations and graphs of data rates and % bus utilization, observe refresh rates using a graphic rolling refresh window, and see Page open/close transaction associations and data transmitted for each READ or WRITE transactions
- Visualize address mapping and see addresses at risk of Row Hammer issues from too many Activates between refreshes
- Test protocol compliance violations across speed changes using the post-process compliance violation tool
- Identify DDR/2/3/4/5 or LPDDR/2/3/4/5 state machine, protocol compliance, and protocol level bus cycle timing violations using either post-process or real-time tools
- Save time with automated real-time DDR2/3/4/5 or LPDDR2/3/4/5 protocol compliance measurements and trace captures using the real-time compliance violation analysis tool
- Edit parameters of the DDR2/3/4/5 or LPDDR2/3/4/5 standard preset tests easily using an enhanced parameter editing interface for both post-process and real-time tools
- Supports Toggle mode and proprietary NAND protocols using customization feature.
- Navigate quickly across multiple ONFi targets using the condensed ONFi analysis &ldquo,Timeline&rdquo, view.
- Save time by visualizing an ONFi operation as a set of logically associated commands in a sequence, using the &ldquo,Details&rdquo, view of the ONFi transactions
- Decodes DDR, DDR2, DDR3, DDR4, LPDDR, LPDDR2, LPDDR3 and LPDDR4 commands and MRS commands
- Includes selection to decode MRS of DDR4 RDIMM and LRDIMM
- Enables fast physical address trigger setup with physical address trigger tool for DDR/2/3/4 and LPDDR/2/3
- Default configurations for DDR and LPDDR probing solutions for Keysight logic analyzers
- DDR setup assistant
- DDR eye finder / eye scan
- DDR configuration creator